Describe the role of the control unit.

1.

2.


(Total 3 marks)

The diagram below shows some of the registers used in the fetch-execute cycle of a simple processor and the contents of a small section of main memory that it is connected to by the system bus ( $\leftarrow$ ).

Processor				
PC	0001		Memory Address (in binary)	Main Memory Contents (in binary)
MAR			0000	00010101
MBR			0001	00100100
CIR		$\leftrightarrow$	0010	01000011
ACC	0000000		0011	0000000
STATUS			0100	0000011
			0101	0000000

OPCODE	INSTRUCTION	DESCRIPTION		
0001	LOAD	Load the contents of the provided memory location into the accumulator		
0010 ADD		Add the contents of the provided memory location to the current contents of the accumulator, storing the result in the accumulator		
0100	STORE	Copy the contents of the accumulator into the provided memory location		

(a) In the diagram above the first 4 bits of an instruction represent the opcode and give the type of instruction to be executed.

What name is given to the second 4 bits of an instruction?

(1)

(b) (i) Currently the value in the Program Counter (PC) is example 0001.

Complete the table below by writing the values, expressed in binary, in the following registers after completing the fetch part of the fetch-execute cycle.

Register	Value
PC	
MAR	
MBR	

(ii) Describe what will happen during the decode and execute part of the cycle.

(c) What would be the outcome of executing the instruction 01000011?

(1) (Total 8 marks)

(3)

3.

The diagram below describes the fetch part of the Fetch-Execute cycle. Some of the names of registers have been omitted from the figure and replaced with the numbers **0** to **3** 



State the full names of the registers that should appear in the diagram where the numbers are.

Number	Full Name of Register
0	
0	
6	

<sup>(</sup>Total 2 marks)

(2)

4.
----

(a) State the full names of **two** of the special purpose registers that are used in the fetch part of the fetch-execute cycle.

Register 1	 	 	
•			
Reaister 2			

(b) **Figure 1** below is an incomplete diagram of the fetch-execute cycle.

Describe the missing steps 1, 2b and 4 using either register transfer notation or a written description. Steps 2a and 2b occur at the same time.





(3) (Total 5 marks) The diagram below shows some of the components of a computer system.

5.



(a) Suggest names for the components numbered **1** to **5** in diagram above by completing the table below.

Number	Component Name		
1			
2			
3			
4			
5			

- (5)
- (b) In the first step of the Fetch-Execute Cycle the contents of the Program Counter arecopied into another register

State the **full name** of this register.

(1)

(c) An item of data or an instruction fetched into the processor is initially loaded into a register.State the **full name** of this register.

(d) Modern computers often have a 64-bit address bus.

Explain what this means.

(1) (Total 8 marks)

6.

The diagram below shows the processor registers and busses that are used during the fetch part of the fetch-execute cycle, together with the main memory. The values stored in memory locations 0 to 6 in the main memory are machine code instructions.



(a) Name the components that are labelled with the numbers 1 to 4. In the case of register names, the full names must be stated.

Number	Component Name
0	
0	
6	
4	

(4)

/1	٦)	Evolain what happone durin	a the decode and	Lovocuto stados (	of the fotch-execute evelo
U	J	Explain what happens durin	ly life decode and	i execute stayes t	JI THE TETCH-EXECUTE CYCIE.

(	3	

 (c) The machine code instructions in the main memory in the diagram above are shown in binary.
 When programmers look at machine code instructions they usually prefer to view them in hexadecimal.

State one reason why this is the case.

- (d) The machine code instructions in the main memory in the diagram above were produced when an assembly language program was translated into machine code.
  - (i) What type of program translator was used to do this?

(1)

(1)

(ii) Most computer programs are initially written in an imperative high level language rather than assembly language.

Explain why this is the case.

(3) (Total 12 marks) 7.



(a) State the full names of **two** of the special purpose registers that are used in the fetch part of the fetch-execute cycle.



(b) Explain the role of the address bus, data bus and main memory during Steps 1 and 2b.

(2)

(2)

(c) Give **one** reason why Steps 2a and 2b are able to occur at the same time.

### (1) (Total 5 marks)

8.

The diagram below shows the fetch-execute cycle. Some of the steps have been described.

(a) Describe the missing steps 1, 2b and 4 using either register transfer notation or a written description. Steps 2a and 2b occur at the same time.

1	Step 1:
2	Step 2a: PC ← [PC] + 1 (Increment contents of Program Counter Register)
	Step 2b:
3	Step 3: CIR ← [MBR] (Transfer contents of Memory Buffer Register into Current Instruction Register)
4	Step 4:
5	Step 5: Execute Instruction

(3)

	(b)	Wha	at would be the effect on the performance of the computer system of increas	ing the
		(i)	width of the data bus?	
		(ii)	width of the address bus?	
		(iii)	clock speed?	
				(3
				(Total 6 marks)
9.	The	Fetch	-Execute cycle can be described in register-transfer language as follows:	
			MAR← [PC]	
			$PC \leftarrow [PC] + 1; MBR \leftarrow [Memory]_{addressed}$	
			CIR← [MBR]	
			[CIR] decoded and executed	
	whe	re [ ] n	neans contents of.	
	Des	cribe t	he Fetch-Execute cycle in your own words.	

(Total 6 marks)



As part of the fetch-execute cycle of a computer system the processor has to fetch the next instruction. The figure above shows the main components used. They are used in the sequence 1, 2, 3, 4, 5, 6 to fetch the next instruction. Name the components by completing the table below.

Component	Name
1	Program Counter
2	
3	
4	
5	
6	

(Total 5 marks)

11.

10.

The fetch execute cycle may be described as:



(a) Name **four** registers that are used in the Fetch Decode part of the cycle. 1. 2. 3. \_\_\_\_\_ 4. \_\_\_\_\_ (4) (b) (i) What additional steps would be required if the computer system had an interrupt mechanism? (2) (ii) Where would they be placed in the above cycle? (1) (C) (i) Describe the vectored interrupt mechanism. (3) How does this mechanism make the use of interrupts more flexible? (ii) (1) (Total 11 marks) A processor with an instruction format of 16 bits and a word length of 16 bits is being used. Integers are stored in 2's complement form. What is the possible range of integers that can (a) be stored in a 16-bit word?

12.

(b) The instruction format uses 6 bits for the operator and 10 bits for the operand.

		Operator Operand	
	lf dii	rect addressing is used, what is the highest address possible?	
			(1)
(c)	The Curi Reg regis	main registers involved in the fetch-execute cycle are the Program Counter (PC), rent Instruction Register (CIR), Memory Address Register (MAR) and the Memory gister (MDR). List the <b>steps</b> of the fetch-execute cycle, including how the above sters are used.	the Data
			(6)
		(То	otal 9 marks)
(a)	Son seco	ne of the basic components of a computer system are processor, main memory, a ondary storage.	nd
	(i)	What connects the processor and main memory?	
	(ii)	What is the purpose of secondary storage?	(1)
			(1)

13.

	(111)	Describe what happens during the fetch-execute cycle.
b)	(i)	Machine code is the first generation programming language. What is the second
,	()	generation?
	(ii)	A programmer writes a program in a second generation programming language. What has to be done to this program before it can be executed?
	(iii)	Some high level languages are classified as <i>imperative</i> . What is meant by imperative?
	(iv)	Give an example of an imperative high level language.
	(v)	What is the relationship between an imperative high level language statement and its machine code equivalent?

	(	(vi) Give <b>two</b> disadvantages of programming in first and second generation program languages compared with imperative high level languages.	nming
		1	
		2	
			(2)
			al 12 marks)
14.	Regist	ters are involved in the fetch part of the fetch-execute cycle.	
	Name role.	e <b>three</b> of these registers, describe what each will store, and give <b>one</b> further detail ab	oout its
	1	Name the register	
	Ŋ	What does it store?	
	I	Further detail	
	2	Name the register	
	١	What does it store?	
	I	Further detail	
	3	Name the register	
	١	What does it store?	
	I	Further detail	
		(Та	otal 9 marks)
15.	Name	e <b>one</b> register involved in the fetch part of the fetch-execute cycle.	

(Total 1 mark)

# Mark schemes



# All marks AO1 (knowledge)

To marshal / control operation of fetch-execute cycle; Controls fetching / loading / storing operations; **NE.** fetches instructions Determines the type of an instruction; **A.** decodes instructions To execute (some) instructions; To synchronise operation of processor; To send control signals / commands to other components; To control the transfer of data between registers; To handle interrupts;

#### Max 3

(a)

[3]

1

3

2.

operand; **R** operand code

- (b) (i) PC 0010; MAR 0001; MBR 00100100;
  - (ii) The instruction is held in the CIR // instruction in CIR is decoded;
     A IR

The control unit / instruction decoder decodes the instruction; **NE** the processor decodes the instruction

Instruction will be split into opcode and operand; **R** if it is implied that a register will do this splitting / decoding

Relevant part of processor / CPU executes instruction // using ALU to perform calculations; A instruction executed by the control unit / ALU

**NE** processor executes instruction

Further memory fetches / saves carried out if required;

Result of computation stored in accumulator / register / written to main memory;

Status register updated; If jump / branch instruction PC is updated;

*By example:* Will ADD contents memory location 0100 to accumulator;

MAX 3

(c) The current value in the accumulator would be stored in (memory) address / location 0011 / 3;

Number 011 / 3 stored in (memory) address / location 0011 / 3;

MAX 1

[2]

# 3.

## 2 marks for AO1 (knowledge)

Number	Full Name of Register
0	Memory Address Register <b>NE.</b> MAR
0	Program Counter <b>NE.</b> PC
€	Current Instruction Register <b>NE.</b> CIR, IR <b>A.</b> Instruction Register

mark: Two registers correctly named OR
 marks: All three registers correctly named

If student has used initialisms instead of full register names (or a mixture of both) then award **1 mark** if all three registers are given the correct abbreviated name.

4.

 Program Counter / Sequence Control Register; Memory Address Register; Memory Buffer Register / Memory Data Register; Current Instruction Register;
 R Abbreviations

Max 2

(b) **Step 1:** MAR  $\leftarrow$  [PC] / Contents of program counter transferred to MAR;

 $\mathbf{R} \text{ MAR} \leftarrow \mathbf{PC}$ 

**R** [MAR]  $\leftarrow$  PC (see note about **DPT**) **R** PC sends / transfers

**Step 2b:** MBR ← [Memory]<sub>addressed</sub> / Contents of addressed memory location loaded into MBR; (must have concept of data coming from address in memory, not just going into MBR)

Step 4: Decode instruction;
A Contents of CIR decoded
A Instruction is split into opcode and operand
R Data for instruction
R CIR decoded, CIR decodes instruction
Note: A. [CIR] decoded

1 mark for each correct step

For PC accept Program Counter / SCR / Sequence Control Register For MAR accept Memory Address Register For MBR accept Memory Buffer Register / MDR / Memory Data Register

A Other means of indicating transfer e.g. [PC] →
 MAR
 A [Memory] for [Memory]<sub>addressed</sub>
 DPT – no / incorrect square bracket use for register transfer notation

# 5.

- (a) 1 clock;
  - 2 (Main) memory / IAS; A RAM R ROM
  - 3 Control bus;
  - 4 VDU controller / output controller; A controller for other named output device
  - 5 Processor; **R** Central Processing Unit / CPU
- (b) Memory address register; **R** abbreviations
- (c) Memory buffer register / memory data register;
   R abbreviations
- (d) Address bus has 64 lines / tracks/ wires // there are 2 ^64 memory locations available;
   NE 64 bits wide, moves 64 bits of data

[8]

3

5

1

1

1

[5]

6		
	(a) Number	Component Name
	1	Memory Address Register
	2	Address Bus
	3	Memory Data / Buffer Register
	4	Data Bus

(b) The <u>instruction</u> is held in the CIR;

### **A** IR

The <u>control unit / instruction decoder</u> decodes the instruction; The opcode identifies the type of instruction it is; Relevant part of CPU / processor executes instruction; **A** ALU Further memory fetches / saves carried out if required; Result of computation stored in accumulator / register / written to main memory; Status register updated; If jump / branch instruction, PC is updated; **A** SCR

- (c) Can be <u>displayed</u> in less space;
   R takes up less space NE
   Easier to remember / learn / read / understand;
   Less error prone;
- (d) (i) Assembler;

Max 3

4

Max 1

(ii) HLLs are problem oriented;

HLL programs are portable // machine / platform independent ; English like keywords / commands/ syntax / code; **R** closer to English Less code required // less tedious to program // one to many mapping of HLL statements to machine code commands; Quicker/easier to understand / write / debug /learn / maintain code; **R** just quicker/easier HLLs offer extra features e.g. data types / structures // structured statements // local variables // parameters // named variables/constants; R procedures / modular A example of a data structure NE "extra features" without example Speed of execution not crucial for most tasks so faster execution of assembly language not required; Most computer systems have a lot of (main) memory / RAM so compact object code not essential;

A converse points for Assembly Language

7.

(a)

(C)

other:

Program Counter;
A Sequence Control Register
R Next Instruction
Register
Current Instruction Register;
A Instruction Register
Memory Buffer Register;
A Memory Data Register
Memory Address Register;

A operations are independent
 A operations use different registers

R using different buses

(b) Address in MAR/address to fetch instruction from, sent down Address Bus to Main Memory;
R address in PC (program counter) Contents of address accessed in Main Memory;
A by implication if contents of address location referred to during data transfer Contents of address location//instruction//data passed down Data Bus into MBR/to processor;
A MDR instead of MBR A RAM for Main Memory

Steps carried out by different (hardware) devices/components;

Max 2

Max 2

3

[12]

Order of execution unimportant/one step does not rely on prior completion of the

[5]

(a) **Step 1**: MAR  $\leftarrow$  [PC] / Contents of program counter transferred to MAR;

**Step 2b:** MBR ← [Memory]<sub>addressed</sub> / Contents of addressed memory location loaded into MBR; (must have concept of data coming from address in memory, not just going into MBR)

Step 4: Decode instruction;A Contents of CIR decodedR Data for instructionR CIR decoded, CIR decodes instruction

1 mark for each correct step

8.

For PC accept Program Counter / SCR / Sequence Control Register
For MAR accept Memory Address Register
For MBR accept Memory Buffer Register / MDR / Memory Data Register
For CIR accept Current Instruction Register / IR / Instruction Register
A Other means of indicating correct transfer e.g. [PC] → MAR or MAR:=PC
A Missing square brackets or alternative types of brackets
A Answers that miss out reference to "contents of"
A [Memory] for [Memory]<sub>addressed</sub>

- (b) (i) Increases the number of bits (**A** amount of data) that can be transferred <u>at one</u> <u>time</u> // increase rate of data transfer;
  - (ii) <u>Increases</u> the number of memory addresses / /Increase the <u>maximum</u> amount of primary store/memory (possible);
  - (iii) <u>Instructions</u> performed more quickly // <u>Instructions</u> executed at faster rate;
     A Calculations for instructions (this time only)
     A Operations for instructions
     NE Speeds the computer up
     R Processes, tasks for instructions

[6]

3

1

1

1

- 1. address of <u>next</u> instruction to be executed/fetched;
  - 2. (contents of Program Counter) copied into Memory Address Register;
  - Contents of <u>Program Counter</u> incremented (by 1);
     A incrementing by more than 1
  - 4. ...at the same time....; (only give a mark if between correct statements)
  - 5. instruction/data held at that address is placed in the Memory Buffer Register;
  - 6. Contents of Memory Buffer Register copied into Current Instruction Register;
  - 7. Instruction held in Current Instruction Register is decoded;
  - 8. If necessary data is fetched;
  - 9. (and) instruction is executed by processor/ALU;
  - 10. Address sent/transferred over address bus;
  - 11. Data/instruction transferred to processor on data bus;
  - 12. Result stored in accumulator;

#### Max 6

9.

[6]

Component	Name
1	Program Counter
2	Memory Address Register; <b>A</b> MAR
3	Address Bus;
4	Data Bus;
5	Memory Data Register/ Memory Buffer Register; A MDR/MBR
6	Current Instruction Register; A Instruction Register/IR/CIR

11.

10.

- Program Counter; Sequence Control Register/Instruction Pointer Instruction Register// Current Instruction Register; Memory Buffer Register// Memory Data Register; Memory Address Register; Penalise initials once only
- (b) (i) Test for an interrupt/ check priority of interrupt Identify the <u>source</u> of the interrupt; Save and/or restore the volatile environment/registers; <u>Service</u> the interrupt; <u>A</u> handle the interrupt Disable (lower priority) interrupts

Max 2

(ii) Placed between Execute and Fetch; A before Fetch/ after execute  $\underline{R}$  at end of cycle [5]

4

1

	(c)	(i)	Interrupting device/ source supplies; An offset/vector; A index/indexed address added to the <u>base address</u> ; A <u>base</u> register		
			Gives the <u>start address</u> of interrupt service routine/ ISR// Address vector table cell contains <u>start address</u> of ISR/ <b>R</b> Interrupting device supplies <u>start address</u> of ISR	3	
		(ii)	A different <u>routine</u> can be easily introduced// <u>routine</u> can be relocated/ dynamically loaded; <i>or words to this effect</i> <b>A</b> The interrupting device only needs to supply a new offset	1	
				1	[11]
12.	(a)	Fron	n –2 <sup>15</sup> /-32,768; to 2 <sup>15</sup> -1/32767; <b>R</b> binary; <b>R</b> one number unqualified	2	
	(b)	2 <sup>10</sup> -1	/ 1023; <b>A</b> 111111111 <sub>2</sub> ; <b>A</b> &3FF; <b>A</b> 3FF <sub>16</sub> ;	1	
	(c)	Step Step addr Step Step Step	<ol> <li>(Content of) PC copied into MAR // [PC]          <sup>®</sup> MAR; accept {} for []</li> <li>(Content of) PC incremented (by 1) // [PC] incremented (by 1);</li> <li>content of Memory location addressed by MAR; loaded into MDR;// MAR</li> <li>esses a memory location; whose content is loaded into MDR;</li> <li>Content of MDR copied into CIR // [MDR]          <sup>®</sup> CIR;</li> <li>Content of CIR decoded // [CIR] decoded // opcode/instruction/data decoded;</li> <li>instruction executed;</li> </ol>		
		Step abov	2 could be after step 3,4 or step 5 but otherwise order of steps must be as ve, step(s) may be missed out steps do not have to be one per line		
		<i>P1 o</i> <b>A</b> loa <b>A</b> MI <b>A</b> IR <b>A</b> SC	f it is difficult to pick out the steps from prose aded/moved/stored for copied 3R for MDR for CIR CR for PC		
				Max 6	

(a)	(i)	(Data/address/control/internal/system) bus; R just a description of a bus R names of buses which don't exist e.g. memory bus	1
	(ii)	Store programs and/or data/files when not in use/ When computer is off permanent/long term storage Of programs and/or data; save programs/data; R offline/backup R ROM R temporary storage A save on magnetic disk/ tape storage; A information instead of data	1
	(iii)	(Machine code) instruction/data is fetched from main memory; A what is fetched or from where Instruction is decoded; Instruction is executed (by the processor); <b>R</b> data executed	
			Max 2
(b)	(i)	Assembly language; mnemonic code; mnemonics; assembly code;	
		R low level language A assembler,	1
	(ii)	Translated/assembled/converted/decoded; into machine code (instructions); R compiled R interpreted A object/target code; A binary instructions;	
			2
	(iii)	Computer executes instructions in <u>programmer</u> defined sequence; A the programmer tells the computer how to do it;	
		R user <i>instead of</i> programmer	1
	(iv)	Pascal /Visual Basic/Basic/C/C++/Cobol/Fortran/Ada/Delphi/Lylix/Modula /or any other imperative HLL R Prolog R Lisp	
		<b>R</b> Pop11	1
	(v)	One statement/instruction/command in a high level language translates into several machine code instructions; 1 to many;	1
	(vi)	Laborious/time-consuming to write; hard to debug; harder to program; easier to make mistakes; more difficult to understand/ learn; difficult to maintain; different assembler/instruction set for different type of computer; machine dependent; low level programs not portable;	Max 2

13.

[12]



### Any 3 from:

PC/SCR - Address of next instruction; - To be fetched; MAR - Address of data &/or instructions; - That are to be read from - (main) memory; MBR / MDR - Data &/or instruction; - Read from (main) - memory; IR/CIR - Holds current instruction; - While it is being - decoded and executed;

Correct name/acronym required. Accept other correct 'Further details' – but must refer to role of register being described. May be incorporated in 'what stored' and carried forward.

15.

One from: PC/SCR, MAR, MBR(MDR). LR/CIR(not address/data register)

[9]